Article View: alt.computer.consultants.ad
Article #2LOOKING FOR A CHIP/LAYOUT VERIFICATION ENGINEER!
From: Grace Law
Date: Wed, 26 Mar 1997 00:00
Date: Wed, 26 Mar 1997 00:00
37 lines
2302 bytes
2302 bytes
Company: Software Engineering Solutions, Inc. Position: Chip/Layout Verification Engineer Date Posted: 3/26/97 You asked for it! A job as a Chip/Layout Verification Engineer in one of the hottest companies in the Silicon Valley. You will be doing Chip layout verification for Fiber Channel interface ASIC. DUTIES: Extraction of LSI test vectors Support for netlist changes during layout arising from logic or timing defects found Post-layout timing verification SKILLS: Verilog (required) Simulation test coding, gate level (required) Test vector extraction (required) LSI experience (strongly preferred) LSI Toolkit (strongly preferred) MOTIVE timing verification (preferred) Location: Cupertino When: ASAP! Salary: $60-$94/hr. Duration: 3+ months Call or send resumes to: Naomi Tran Software Engineering Solutions, Inc. 914 N. Rengstorff Ave. Mountain View, CA 94042 Voice: 415-969-0141 Fax: 415-969-0177 Email: tran@sesinc.com (text only)
Technical Details
Message-ID:
<3339E1F6.22A3@ricochet.net>Path:
arc1-ca.pugleaf.net!unknown!not-for-mailShow Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: 111882,d818b19eee908147,start X-Google-Attributes: gid111882,public X-Google-Thread: f5630,d818b19eee908147,start X-Google-Attributes: gidf5630,public X-Google-Thread: fac58,d818b19eee908147,start X-Google-Attributes: gidfac58,public X-Google-Thread: f8a02,d818b19eee908147,start X-Google-Attributes: gidf8a02,public X-Google-Thread: 1155b5,d818b19eee908147,start X-Google-Attributes: gid1155b5,public X-Google-Thread: 111534,d818b19eee908147,start X-Google-Attributes: gid111534,public X-Google-Thread: 16adb1,d818b19eee908147,start X-Google-Attributes: gid16adb1,public X-Google-Thread: fb598,d818b19eee908147,start X-Google-Attributes: gidfb598,public From: Grace Law <sesinc@ricochet.net> Subject: LOOKING FOR A CHIP/LAYOUT VERIFICATION ENGINEER! Date: 1997/03/26 Message-ID: <3339E1F6.22A3@ricochet.net> X-Deja-AN: 228641405 Organization: Software Engineering Solutions, Inc Newsgroups: alt.computer.consultants.ad,ba.jobs,ba.jobs.contract,ba.jobs.offered,ba.jobs.direct,biz.jobs,biz.jobs.offered,comp.jobs,comp.jobs.offered,comp.jobs.contract,jobs.offered,misc.jobs,misc.jobs.offered,misc.jobs.contract,ne.jobs,ne.jobs.contract,prg.jobs,us.jobs,us.jobs.offered,us.jobs.offered.contract,us.jobs.contract