Thread View: alt.engineering.electrical.jobs
1 messages
1 total messages
Started by Edmund Amara
Wed, 18 Apr 2001 16:50
Colorado Springs, Co. MTS-ASIC Design Engineer-Networking ICs
Author: Edmund Amara
Date: Wed, 18 Apr 2001 16:50
Date: Wed, 18 Apr 2001 16:50
22 lines
2240 bytes
2240 bytes
A World Leader in NEtworking ICs. MTS - ASIC Design Engineer (Location - Colorado Springs, CO) BSEE/MSEE or equivalent. Requires 5+ years experience in IC design. Requires hands-on experience of the clock, power and timing requirements of large digital ICs. An understanding of tools such as Design Planner and Silicon Ensemble, particularly in and SLC environment, and CTGEN is a plus. Responsible for the definition and development of standard cell methodology and hardware platform supporting ASIC and semicustom standard product designs. Responsibilities encompass high-speed digital and analog design, including chip level physical planning, place and route, physical verification, and timing closure. Salary- Market + bonus and stock options -- Eddie Amara, Vice President SpencerSearch, Inc. "A Retained Search Firm Specializing in the Semiconductor Industry" 941-613-0361 ph 941-613-0362 fax eamara1@home.com www.spencersearch.com
Thread Navigation
This is a paginated view of messages in the thread with full content displayed inline.
Messages are displayed in chronological order, with the original post highlighted in green.
Use pagination controls to navigate through all messages in large threads.
Back to All Threads