Article View: aus.computers.parallel
Article #493netseminar ad
From: markm
Date: Tue, 03 Dec 1996 00:00
Date: Tue, 03 Dec 1996 00:00
21 lines
1118 bytes
1118 bytes
Digital Signal Processing with Xilinx FPGAs Tuesday, December 10, 1996 10:00am - 11:00am Agenda: Distributed Arithmetic SDA FIR Filter Example 8-Tap Slice Building Block High-Speed PDA FIR Filter Decimation FIR Filter Biography Bruce Newgard is a Sr. DSP FAE for Xilinx Corp. (San Jose, CA), where he specializes in FPGA-based DSP applications. He holds a BSEE from the University of Texas at Arlington (Arlington, TX). When he is not developing FPGA-DSP solutions, he enjoys flying, high-performance cars, building airplanes, and spending time with his wife Connie and daughter Katie. Interested Attendees may register at: http://www.netseminar.com
Technical Details
Message-ID:
<32A4F82A.2FC5@inetworld.net>Path:
arc1-ca.pugleaf.net!unknown!not-for-mailShow Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: f9e8f,7cbaf8481a79e2e6,start X-Google-Attributes: gidf9e8f,public From: markm@inetworld.net Subject: netseminar ad Date: 1996/12/03 Message-ID: <32A4F82A.2FC5@inetworld.net> X-Deja-AN: 202238459 content-type: text/plain; charset=us-ascii organization: Simply Internet, San Diego mime-version: 1.0 newsgroups: aus.computers.parallel x-mailer: Mozilla 2.01 (Win95; I)