Thread View: ca.jobs.
1 messages
1 total messages
Started by Jeremy Bono
Wed, 01 May 1996 00:00
CA-IC Dsn., Cadence Tools, leading edge, relo, (ZyMac)
Author: Jeremy Bono
Date: Wed, 01 May 1996 00:00
Date: Wed, 01 May 1996 00:00
47 lines
2834 bytes
2834 bytes
Fast growing and profitable EDA company is looking for experienced, aggressive and ambitious engineers to be a part of their consulting services group. This company currently provides the industry�s most advanced and comprehensive line of EDA tools for IC�s and systems, unparalleled design expertise, and a full range of consulting services. Resource Skill Profiles for Design Engineers needed: 1) Physical Chip Designers with Cell 3 experience. Need to understand die optimization (minimization) strategies for sub-micron designs, complex clocking methodologies, extraction and back annotation for timing optimization. 2) Physical verification expertise using Dracula/Diva with experience in developing verification decks, extraction for back annotation (LPE), DRE, ERC and logic to layout comparison of complex designs. 3) Opus/Mixed Signal/Analog Artist design expertise. 4) Polygon layout/Virtuoso and LAS expertise 5) Logical chip design expertise with VHDL/HDL/Synthesis expertise. Must have expert level design experience in complex ASIC/Structured Custom design including design verification (test bench development). 6) Formal verification of ASIC�s expertise. These people will be trained on new tools and it�s applications. Must have the underlying expertise from formal verification. Assumption is that ALL of these resource have expert level in UNIX, C/C++ and Skill. Engineer must be willing to travel regionally. For more information please call Jeremy Bono of ZyMac at (603) 625-4411. If possible please fax a resume before calling: (603) 625-4410 (fax) or email an ASCII version or word document. ZyMac is a very specialized technical and executive worldwide search firm. We work exclusively in the EDA and semiconductor industries as well as the end users of these technologies (system houses). We also provide consulting opportunities. We have expertise in the following areas: � Chip/Board/System design � Design verification � CAE/CAD tool support/evaluation/training � Diagnostics/test/boundary scan � CAE/CAD tool development and integration � Library development � Modeling � Sales and marketing
Thread Navigation
This is a paginated view of messages in the thread with full content displayed inline.
Messages are displayed in chronological order, with the original post highlighted in green.
Use pagination controls to navigate through all messages in large threads.
Back to All Threads