🚀 go-pugleaf

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
CANADIAN MICROELECTRONICS CORPORATION/SOCIETE CANADIENNE DE MICRO-ELECTRONIQUE
 
NEWS IN MICROELECTRONICS                  Volume 8, Number 54, August 19, 1996
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
TODAY'S ISSUE:  GaAs Design Kit for Cadence Analog Artist V1.0

                               <<<<>>>>

CMC is releasing a new design kit to support designs in Northern Telecom 
Limited's 0.8-micron SAGRF Gallium Arsenide technology using Cadence Analog 
Artist. The technology is suited for high-speed (tested up to 20 GHz) analog 
designs, particularly for wireless and RF applications. More details about
the kit and the GaAs technology are provided in the attached Microelectronics
Technology Bulletin.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
CANADIAN MICROELECTRONICS CORPORATION/SOCIETE CANADIENNE DE MICRO-ELECTRONIQUE
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 

                **** MICROELECTRONICS TECHNOLOGY BULLETIN ****
 
Technology:  	GaAs Design Kit for Cadence Analog Artist V1.0
Source: 	Canadian Microelectronics Corporation, Northern Telecom Ltd.
Release Date:	August 19, 1996
ID Code:        SE0239
Status:   	Supported

Description:    This is the first CMC kit to support designs in Northern
                Telecom Limited's 0.8-micron SAGRF Gallium Arsenide technology 
		using Cadence Analog Artist. This GaAs technology is a 
		Self Aligned Gate Depletion mode Field Effect Transistor 
		process. CMC offers its Members the full custom process which 
		uses thick metal interconnect to manufacture inductors, thin 
		dielectric metal to metal capacitors, FETs, diodes, and 
		resistors. The technology is suited for high-speed (tested
		up to 20 GHz) analog designs, particularly for wireless and RF
	        applications. The technology can also be used for digital 
		purposes.  

	        The following functionality is featured:
	        - Analog Artist support
	        - layout, DRC, layout extraction and LVS
	        - schematic capture, HDL capture
	        - HSPICE hierarchical netlisting and simulation

                The following major components are included:
                - libraries: sagrf
	        - DRC and extraction rules
	        - HSPICE model parameters
	        - The document "GaAs Design Kit V1.0 for Cadence Analog
                  Artist: Design Rules", ICI-055, August 14, 1996.
                - supporting SKILL programs
                - mapping files for stream in/out and CIF in/out
								    
                It includes all the functionality of the previous kit for
                Cadence Edge and in addition it allows the user to design and
                simulate circuits using multi-digit FETS. This kit also
                incorporates improved HSPICE models for various inductors and
                FETs and new models for the multi-digit FETs.

Keywords:      GaAs, SAGRF, FET, Cadence, Nortel, CMC


Suggested Enhancements:  See README file and kit documentation

Known Problems and Limitations: See README file and kit documentation
 
Release Categories: 
                CATEGORY 1:     MEMBER UNIVERSITIES
                                Available to member universities once
                                distribution requirements are met.
 
                CATEGORY 2:     EXTERNAL LICENSEES
                                Available to CMC non-member universities
                                and non-profit institutions, including
                                those located outside of Canada.  Requests
                                are considered on a case-by-case basis and
                                are subject to CMC obtaining Nortel's approval.
                                Thereafter, the distribution requirements
                                must be met.
 
Distribution Requirements:

                CATEGORY 1:     MEMBER UNIVERSITIES
                                Equipment Loan Agreement & BNRTools Schedule
 
                CATEGORY 2:     EXTERNAL LICENSEES
                                BNR Tools Licensed Materials Use Agreement

------------------------------------------------------------------------------

The design kit is available from CMC`s FTP server, keeper.cmc.ca in the
directory:
Tools_Tech/Design_Kits/GaAs/Cadence/V1.0/

Required files:
2618 Aug 19 12:29 LICENSE 
7430 Aug 19 12:29 README 
 
/usr4/library/Tools_Tech/Design_Kits/GaAs/Cadence/V1.0/data
3469416 Aug 19 12:31 cds_sagrf.1.0.tar.Z.X

New decryption keys are required to obtain this release (contact Mirielle
Keeling, keeling@cmc.ca). When you retrieve the technology, please be sure 
to read the LICENSE file included with the release.
------------------------------------------------------------------------------
MICROELECTRONICS TECHNOLOGY  BULLETINS describe available technology  that can
be sourced through Canadian Microelectronics Corporation, its Members or its
suppliers.   Examples include design cells, CAD software, technical reports or
fabrication technology.   The bulletin  provides  basic information about  the
status of  the technology  and  conditions  of  access.   For more information
contact:       Jane Milne               Network:    milne@cmc.ca
					Telephone:  (613) 530-4658
                                        Facsimile:  (613) 548-8104
------------------------------------------------------------------------------
CANADIAN MICROELECTRONICS CORPORATION/SOCIETE CANADIENNE DE MICRO-ELECTRONIQUE
------------------------------------------------------------------------------