Article View: cn.bbs.sci.electronics
Article #2926����˭��Verilog HDL���ۺ������
From: <����>
Date: Tue, 15 Jul 2003 09:42
Date: Tue, 15 Jul 2003 09:42
10 lines
1137 bytes
1137 bytes
�ܲ��ܴ����ң� 3x�� -- ֻ�а�ϣ������ļ� ��ʱ��ϴ���Ҳ�˼�� �ҵ����������Ĺ��� ��������ȥ�ķ���Ư�� һյ��� һ����� ������ɹ��˶��ٴ��� [m[1;33m�� ��Դ:�����Ļ����� bbs.cqupt.edu.cn��[FROM: ALTERA.FPGA.MCS][m
Technical Details
Message-ID:
<47H372$y9E@bbs.cqupt.edu.cn>Path:
arc1-ca.pugleaf.net!archiver1.google.com!news1.google.com!sn-xit-02!sn-xit-04!sn-xit-01!sn-xit-08!supernews.com!news.tele.dk!news.tele.dk!small.news.tele.dk!newsfeed.media.kyoto-u.ac.jp!maily.cic.tsinghua.edu.cn!news2.uestc.edu.cn!CQUPTShow Full Headers
Complete Article Headers
X-Google-Language: Chinese,GB X-Google-Thread: 100bb0,132957632a599901,start X-Google-Attributes: gid100bb0,public X-Google-ArrivalTime: 2003-07-15 02:45:10 PST Path: arc1-ca.pugleaf.net!archiver1.google.com!news1.google.com!sn-xit-02!sn-xit-04!sn-xit-01!sn-xit-08!supernews.com!news.tele.dk!news.tele.dk!small.news.tele.dk!newsfeed.media.kyoto-u.ac.jp!maily.cic.tsinghua.edu.cn!news2.uestc.edu.cn!CQUPT From: fengyunGXF.bbs@bbs.cqupt.edu.cn (<����>) Newsgroups: cn.bbs.sci.electronics Subject: ����˭��Verilog HDL���ۺ������ Date: 15 Jul 2003 09:42:15 GMT Organization: ���Ļ����� Message-ID: <47H372$y9E@bbs.cqupt.edu.cn> X-Filename: electricity/M.1058262098.A Lines: 10