Article View: comp.ai
Article #8685Re: Building a brain, revisited
From: Lord Snooty The Giant Poisoned E...
Date: Tue, 09 Jan 1990 22:53
Date: Tue, 09 Jan 1990 22:53
9 lines
914 bytes
914 bytes
John Nagle - you make interesting reading, but neglect to mention one critical performance parameter for the proposed architecture, namely the interprocessor bandwidth. This is what differentiates the "neural" approach chiefly from the "throw MIPs/MFLOPs at it" approach. Any comments? -- ........................................................................... Andrew Palfreyman andrew@dtg.nsc.com Albania before April!
Technical Details
Message-ID:
<140@daedalus.nsc.com>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!cs.utexas.edu!sun-barr!decwrl!nsc!voder!dtg.nsc.com!andrewReferences:
<15439@well.UUCP>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!cs.utexas.edu!sun-barr!decwrl!nsc!voder!dtg.nsc.com!andrew From: andrew@dtg.nsc.com (Lord Snooty @ The Giant Poisoned Electric Head ) Newsgroups: comp.ai Subject: Re: Building a brain, revisited Summary: brain dead? Keywords: brain computer MIPS Message-ID: <140@daedalus.nsc.com> Date: 9 Jan 90 22:53:33 GMT References: <15439@well.UUCP> Distribution: comp Organization: National Semiconductor, Santa Clara Lines: 9