Re: The mythical 1GB card.

Article View: comp.arch.storage

Article #14

#14

From: Lawrence P. Schnitzer
Date: Mon, 03 Aug 1992 14:18

3 lines
742 bytes

Access times anybody?  Is this the sort of thing that could be
used in a board level design in place of regular DRAM modules?

Technical Details

Message-ID: <BsEvqx.JrJ@acsu.buffalo.edu>

Path: arc1-ca.pugleaf.net!sparky!uunet!cis.ohio-state.edu!pacific.mps.ohio-state.edu!linac!att!rutgers!ub!acsu.buffalo.edu!lps

References: <MCGLK.92Aug2121551@bike.rad.washington.edu> <JASON.92Aug2231616@Tfs.COM>

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!sparky!uunet!cis.ohio-state.edu!pacific.mps.ohio-state.edu!linac!att!rutgers!ub!acsu.buffalo.edu!lps
From: lps@cs.Buffalo.EDU (Lawrence P. Schnitzer)
Newsgroups: comp.arch.storage
Subject: Re: The mythical 1GB card.
Message-ID: <BsEvqx.JrJ@acsu.buffalo.edu>
Date: 3 Aug 92 14:18:32 GMT
References: <MCGLK.92Aug2121551@bike.rad.washington.edu> <JASON.92Aug2231616@Tfs.COM>
Sender: nntp@acsu.buffalo.edu
Distribution: usa
Organization: State University of New York at Buffalo / CEDAR Research Group
Lines: 3
Originator: lps@fomalhaut.cs.buffalo.edu
Nntp-Posting-Host: fomalhaut.cs.buffalo.edu

Reply to Parent Message