Article View: comp.arch
Article #10455Re: overview of HP-PA Bitfield insts.
From: Edward McClanahan
Date: Tue, 23 Apr 1991 19:03
Date: Tue, 23 Apr 1991 19:03
23 lines
1415 bytes
1415 bytes
Phil Vitale responds: > > (Lawrence D'Oliveiro, Waikato University) > > Hmmm, I seem to recall from another discussion some time ago that the > > HP-PA is one of those processors that will correctly invalidate its > > instruction cache if you do any writes to program code in memory. > You need to execute a Flush Instruction Cache (FIC) to make sure the old > line is out of the instruction cache. > To handle the data cache, the Flush Data Cache (FDC) instruction should > be used to make sure memory has the latest copy of the modified code. And finally, you'd better do a SYNC instruction (which waits for the FIC and FDC instructions to "complete"). =-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-= Edward McClanahan Hewlett Packard Company -or- edwardm@cup.hp.com Mail Stop 42UN 11000 Wolfe Road Phone: (480)447-5651 Cupertino, CA 95014 Fax: (408)447-5039
Technical Details
Message-ID:
<32580020@hpcuhe.cup.hp.com>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!sun-barr!olivea!uunet!zaphod.mps.ohio-state.edu!sdd.hp.com!hplabs!hpda!hpcuhb!hpcuhe!edwardmReferences:
<51584@apple.Apple.COM>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!sun-barr!olivea!uunet!zaphod.mps.ohio-state.edu!sdd.hp.com!hplabs!hpda!hpcuhb!hpcuhe!edwardm From: edwardm@hpcuhe.cup.hp.com (Edward McClanahan) Newsgroups: comp.arch Subject: Re: overview of HP-PA Bitfield insts. Message-ID: <32580020@hpcuhe.cup.hp.com> Date: 23 Apr 91 19:03:19 GMT References: <51584@apple.Apple.COM> Organization: Hewlett Packard, Cupertino Lines: 23