Article View: comp.arch
Article #10848uniprocessor design ceiling
From: Patrick Law
Date: Sat, 12 Dec 1992 04:25
Date: Sat, 12 Dec 1992 04:25
9 lines
902 bytes
902 bytes
Correct me if I am wrong. For the last 20 years, we have 4-bit microprocessor, CISC, cache, RISC, superscalar, superpipeline, etc. Have we reached a point of diminishing return in uniprocessor design? Could we still get a speedup of "X" every "N" years like before? The above evolutions are just experiences we learnt in building big machines like the IBM 390. I think it is a time for MIMD and a change of serial programming style. Patrick Law
Technical Details
Message-ID:
<1gbpjrINNsq6@girtab.usc.edu>Path:
arc1-ca.pugleaf.net!sparky!uunet!europa.asd.contel.com!howland.reston.ans.net!usc!chaph.usc.edu!girtab.usc.edu!not-for-mailShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!sparky!uunet!europa.asd.contel.com!howland.reston.ans.net!usc!chaph.usc.edu!girtab.usc.edu!not-for-mail From: plaw@usc.edu (Patrick Law) Newsgroups: comp.arch Subject: uniprocessor design ceiling Date: 11 Dec 1992 20:25:31 -0800 Organization: University of Southern California, Los Angeles, CA Lines: 9 Sender: plaw@girtab.usc.edu Distribution: world Message-ID: <1gbpjrINNsq6@girtab.usc.edu> NNTP-Posting-Host: girtab.usc.edu