Article View: comp.arch
Article #11136Re: COMPAQ PROPOSED SCALABLE I/O ARCHITECTURE
From: Chris Simonich
Date: Thu, 17 Dec 1992 19:05
Date: Thu, 17 Dec 1992 19:05
30 lines
2445 bytes
2445 bytes
In article <1992Dec17.100528.62134@cc.usu.edu> ivie@cc.usu.edu (CP/M lives!) writes: >In article <1992Dec16.235011.17202@twisto.eng.hou.compaq.com>, simonich@croatia.eng.hou.compaq.com (Chris Simonich) writes: >> Very well put. However, wouldn't it be MUCH cheaper if you used a byte wide >> interface instead of 32 bit wide interfaces? The same architecture with >> the Compaq Proposal saves a lot of pins on the control block. >> I don't know all that much about Tc, but I've been told that each channel >> requires about 60ish pins on the controller once data, control, and power/ >> gnd pins are taken into account. The Compaq proposal requires 20ish pins >> per channel on the controller. One could save 120 pins on the controller >> for this case by using the Compaq Proposal rather than Tc. A 120 pin savings >> translates into a significant cost savings. > >Well, working for a small company that can't afford to run out and spin >ASICs for every design, I would much rather deal with a TURBOchannel that >can be managed with a few PALs and jellybeans than a lower pin-count bus >that requires an ASIC to unpack that packets. >-- > >Roger Ivie "My God! That computer is full of Pentium! >ivie@cc.usu.edu It's a wonder that you haven't been turned > into mutants!" Uh, why do you assume an ASIC is required? Anyway, the intermediate nodes of the network may be used over and over in any new design. The only time you would have do design anything new is if you changed the system interface. -- ====================================================== Christopher Simonich simonich@twisto.compaq.com Compaq Computer Corp. [713] 374-1898 ======================================================
Technical Details
Message-ID:
<1992Dec17.190553.17417@twisto.eng.hou.compaq.com>Path:
arc1-ca.pugleaf.net!sparky!uunet!zaphod.mps.ohio-state.edu!cs.utexas.edu!wotan.compaq.com!twisto.eng.hou.compaq.com!croatia.eng.hou.compaq.com!simonichReferences:
<AJC.92Dec16112232@thendara.pa.dec.com> <1992Dec16.235011.17202@twisto.eng.hou.compaq.com> <1992Dec17.100528.62134@cc.usu.edu>Show Full Headers
Complete Article Headers
Newsgroups: comp.arch Path: arc1-ca.pugleaf.net!sparky!uunet!zaphod.mps.ohio-state.edu!cs.utexas.edu!wotan.compaq.com!twisto.eng.hou.compaq.com!croatia.eng.hou.compaq.com!simonich From: simonich@croatia.eng.hou.compaq.com (Chris Simonich) Subject: Re: COMPAQ PROPOSED SCALABLE I/O ARCHITECTURE Message-ID: <1992Dec17.190553.17417@twisto.eng.hou.compaq.com> Sender: news@twisto.eng.hou.compaq.com (Netnews Account) Organization: Compaq Computer Corp. References: <AJC.92Dec16112232@thendara.pa.dec.com> <1992Dec16.235011.17202@twisto.eng.hou.compaq.com> <1992Dec17.100528.62134@cc.usu.edu> Date: Thu, 17 Dec 1992 19:05:53 GMT Lines: 30