RT-level simulator wanted

Article View: comp.arch

Article #11603

#11603

From: Karlheinz Hafner
Date: Wed, 15 May 1991 22:54

13 lines
924 bytes

I am looking for a simulation kernel for simulating and evaluating 
a multiprocessor engine (a dedicated neural net coprocessor with 
100-1000 processing nodes) on upper register-transfer or lower 
processor-memory-switch level. 

Is there anything available in the public domain 
(I would prefer C++ or C)?
-- 
Karlheinz Hafner
International Computer Science Institute
1947 Center Street, Suite 600, Berkeley, CA 94704, USA
INTERNET:  hafner@icsi.berkeley.edu

Technical Details

Message-ID: <13632@pasteur.Berkeley.EDU>

Path:

arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!sdd.hp.com!mips!pacbell.com!att!ucbvax!pasteur!hafner

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!sdd.hp.com!mips!pacbell.com!att!ucbvax!pasteur!hafner
From: hafner@ICSI.Berkeley.EDU (Karlheinz Hafner)
Newsgroups: comp.arch
Subject: RT-level simulator wanted
Keywords: register-transfer level, simulation
Message-ID: <13632@pasteur.Berkeley.EDU>
Date: 15 May 91 22:54:08 GMT
Sender: news@pasteur.Berkeley.EDU
Organization: International Computer Science Institute
Lines: 13