Article View: comp.arch
Article #12029IEEE arithmetic (Goldberg paper)
From: jbs
Date: Tue, 11 Jun 1991 23:48
Date: Tue, 11 Jun 1991 23:48
12 lines
872 bytes
872 bytes
I said:
>If your chip has 80 bit registers I fail to see how you can avoid
>performing 80 bit loads and stores while saving and restoring these registers.
David Chase said:
Other people have managed in the past. Perhaps you are insufficiently
imaginative.
Perhaps not. Of course one way people have managed in the past
is to only save and restore the first 64 bits of the register. In my
view this demonstrates excessive imagination.
James B. Shearer
Technical Details
Message-ID:
<9106112357.AA18157@ucbvax.Berkeley.EDU>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!rpi!zaphod.mps.ohio-state.edu!cis.ohio-state.edu!ucbvax!WATSON.IBM.COM!jbsShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!rpi!zaphod.mps.ohio-state.edu!cis.ohio-state.edu!ucbvax!WATSON.IBM.COM!jbs From: jbs@WATSON.IBM.COM Newsgroups: comp.arch Subject: IEEE arithmetic (Goldberg paper) Message-ID: <9106112357.AA18157@ucbvax.Berkeley.EDU> Date: 11 Jun 91 23:48:25 GMT Sender: daemon@ucbvax.BERKELEY.EDU Lines: 12