Re: Idea on super fast memory system

Article View: comp.arch

Article #12362

#12362

From: Simon Moore
Date: Wed, 27 Jan 1993 18:08

6 lines
708 bytes

Tony Veijalainen suggested on memory chip cache and interleaved memory
segments, but what about pipelined memory access + interleaving?

 - Simon

[Simon Moore][University of Cambridge, Computer Laboratory][swm11@cl.cam.ac.uk]

Technical Details

Message-ID: <1993Jan27.180841.18225@infodev.cam.ac.uk>

Path: arc1-ca.pugleaf.net!sparky!uunet!inmos!fulcrum!bham!warwick!pavo.csi.cam.ac.uk!swm11

References: <1993Jan27.095249.371@klaava.Helsinki.FI>

Show Full Headers

Complete Article Headers

Newsgroups: comp.arch
Path: arc1-ca.pugleaf.net!sparky!uunet!inmos!fulcrum!bham!warwick!pavo.csi.cam.ac.uk!swm11
From: swm11@cl.cam.ac.uk (Simon Moore)
Subject: Re: Idea on super fast memory system
Message-ID: <1993Jan27.180841.18225@infodev.cam.ac.uk>
Sender: news@infodev.cam.ac.uk (USENET news)
Nntp-Posting-Host: viking.cl.cam.ac.uk
Organization: U of Cambridge Computer Lab, UK
References: <1993Jan27.095249.371@klaava.Helsinki.FI>
Date: Wed, 27 Jan 1993 18:08:41 GMT
Lines: 6

Reply to Parent Message