DSP chip design

Article View: comp.arch

Article #12384

#12384

From: Steve Rehfuss
Date: Wed, 27 Jan 1993 23:20

7 lines
679 bytes

DSP chips are optimized for a certain class of algorithms, relative to
general purpose microprocessors.  What's a good reference on the architectural
tradeoffs being made vis-a-vis the class of algorithms targeted?

Thanks in advance,
Steve Rehfuss
stever@anago.cse.ogi.edu

Technical Details

Message-ID: <49154@ogicse.ogi.edu>

Path: arc1-ca.pugleaf.net!sparky!uunet!think.com!spdcc!das-news.harvard.edu!ogicse!stever

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!sparky!uunet!think.com!spdcc!das-news.harvard.edu!ogicse!stever
From: stever@anago.cse.ogi.edu (Steve Rehfuss)
Newsgroups: comp.arch
Subject: DSP chip design
Message-ID: <49154@ogicse.ogi.edu>
Date: 27 Jan 93 23:20:39 GMT
Article-I.D.: ogicse.49154
Sender: news@ogicse.ogi.edu
Distribution: world
Organization: Oregon Graduate Institute - Computer Science & Engineering
Lines: 8