Conditional Execution (was Re: % in hash table)

Article View: comp.arch

Article #12638

#12638

From: Holger Petersen
Date: Sat, 14 Oct 1995 19:21

14 lines
876 bytes

>If you have a conditional subtract, then it's even simpler.

Which CPU has what 'conditional' Instruction(S) ?

Everyone ought to have conditional BRANCH, or are there any
exceptions?

The 8080/Z80 had 'conditional Return' which I miss badly in
when assembly-Programming the 8051 (and 808x6).

Which one's have "Decrement Jump Non zero" (Z80,8051, 80x86 have)

just asking, Holger

Technical Details

Message-ID: <1995Oct14.192120.10218@kbbs.org>

Path: arc1-ca.pugleaf.net!kbbs.org!hp

References:

<43tqr6$3au@mikasa.iol.it> <4522pb$cid@hermes.synopsys.com> <1995Oct1102.48.02.1823@silverton.berkeley.edu> <DGCFt9.GH7@world.std.com> <45lb6c$jeb@doc.armltd.co.uk>

Show Full Headers

Complete Article Headers

Newsgroups: comp.arch,comp.arch.arithmetic,comp.lang.c
Path: arc1-ca.pugleaf.net!kbbs.org!hp
From: hp@kbbs.org (Holger Petersen)
Subject: Conditional Execution (was Re: % in hash table)
Message-ID: <1995Oct14.192120.10218@kbbs.org>
Organization: We don't need no organisation
Date: Sat, 14 Oct 1995 19:21:20 GMT
References: <43tqr6$3au@mikasa.iol.it> <4522pb$cid@hermes.synopsys.com> <1995Oct1102.48.02.1823@silverton.berkeley.edu> <DGCFt9.GH7@world.std.com> <45lb6c$jeb@doc.armltd.co.uk>

Reply to Parent Message