Memory Management on microcomputers

Article View: comp.arch

Article #13106

#13106

From: u5
Date: Fri, 27 Feb 1987 22:14

9 lines
1082 bytes

I have to write a term paper for an undergraduate class in Computer
Architectures.  I think I want to do it on the evolution of memory
management schemes on micros.  e.g. no "management" on 4004's, to the
page 0 and bank switching used in Apple ][s, to the 68020 and 80386
architectures.  I would appreciate any references you could provide,
especially on articles which explained why systems were designed the
way they were.  Please send replies to me, and I will summerize.
						thank you,
						u5

Technical Details

Message-ID: <4970@mit-eddie.MIT.EDU>

Path: arc1-ca.pugleaf.net!utzoo!utgpu!water!watnot!watmath!clyde!rutgers!mit-eddie!u5

Show Full Headers

Complete Article Headers

Relay-Version: version B 2.10 5/3/83; site utzoo.UUCP
Path: arc1-ca.pugleaf.net!utzoo!utgpu!water!watnot!watmath!clyde!rutgers!mit-eddie!u5
From: u5@mit-eddie.UUCP
Newsgroups: comp.arch
Subject: Memory Management on microcomputers
Message-ID: <4970@mit-eddie.MIT.EDU>
Date: Fri, 27-Feb-87 17:14:04 EST
Article-I.D.: mit-eddi.4970
Posted: Fri Feb 27 17:14:04 1987
Date-Received: Sun, 1-Mar-87 12:01:08 EST
Reply-To: u5@eddie.MIT.EDU (John DeRoo)
Distribution: na
Organization: MIT, EE/CS Computer Facilities, Cambridge, MA
Lines: 9
Keywords: memory-management microcomputers