Article View: comp.arch
Article #1651Re: RISC is NOT micro-code (was Re: Compiling - RISC vs. CISC
From: Samuel Fuller
Date: Tue, 25 Jul 1989 18:58
Date: Tue, 25 Jul 1989 18:58
48 lines
2834 bytes
2834 bytes
In article <23802@winchester.mips.COM>, mash@mips.COM (John Mashey) writes:
> 2) It is clear that code reordering varies in usefulness from architecture
> to architecture, BUT the boundary is not RISC-vs-CISC, but determined
> by presence or absence of various features and the ways compilers use them.
> In general, any machine with nontrivial pipelines and/or separate
> functional units may well benefit. Note that CDCs did all this years ago.
> Also, I heard long ago that people were able to get >5% improvement
> on S/370-architecture systems by code-reordering. Maybe somebody has
> a reference. Also, maybe somebody from Amdahl or IBM would care to
> offer some inforomation on what the pipelines and functional units
> look like on their current products, because I'd suspect there are places
> where code rearrangement is usable.
> I'd strongly suspect that most machines that could execute:
> load reg1,a
> load reg2,b
> add reg1,20
> sub reg2,30
> are better off doing it that way than the following:
> load reg1,a
> add reg1,20
> load reg2,b
> sub reg2,30
> because most machines will stall on the add/sub more on the second case.
Some experiments have been conducted here at Amdahl wrt code reordering.
Fairly simple code rearrangement have produced approx. 5% improvement in
execution speed.
Current Amdahl machines have 5 or 6 stage pipelines
depending on the model. Although the machines are microcoded
most instructions take just one flow down the pipeline.
The microcoded approach does not impact the cycle time (10ns) because
the cycle time is determined mostly by the cache access latency.
If data is in the cache, execution proceeds without delay.
Access to cache and to registers takes the same amount of time,
although a Register-Register architecture would probably allow a
shorter pipe.
--
---------------------------------------------------------------------------
Sam Fuller / Amdahl System Performance Architecture
I speak for myself, from the brown hills of San Jose.
UUCP: {ames,decwrl,uunet}!amdahl!sbf10 | USPS: 1250 E. Arques Ave (M/S 139)
INTERNET: sbf10@amdahl.com | P.O. Box 3470
PHONE: (408) 746-8927 | Sunnyvale, CA 94088-3470
---------------------------------------------------------------------------
Technical Details
Message-ID:
<862202od42.O01@amdahl.uts.amdahl.com>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!rutgers!apple!oliveb!amdahl!sbf10References:
<BRUCE.89Jul18181114@heather.pooh.com> <13995@lanl.gov> <23802@winchester.mips.COM>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!rutgers!apple!oliveb!amdahl!sbf10 From: sbf10@uts.amdahl.com (Samuel Fuller) Newsgroups: comp.arch Subject: Re: RISC is NOT micro-code (was Re: Compiling - RISC vs. CISC Summary: Amdahl Pipelines Message-ID: <862202od42.O01@amdahl.uts.amdahl.com> Date: 25 Jul 89 18:58:44 GMT References: <BRUCE.89Jul18181114@heather.pooh.com> <13995@lanl.gov> <23802@winchester.mips.COM> Organization: Amdahl Corporation, Sunnyvale CA Lines: 48