Re: So, can you really fab 10**6 transistors now?

Article View: comp.arch

Article #20262

#20262

From: Henry Spencer
Date: Mon, 13 Mar 1989 16:59

12 lines
998 bytes

In article <62230001@hpl-opus.HP.COM> poulton@hpl-opus.HP.COM (Ken Poulton) writes:
>... In *1982*, HP presented (at ISSCC) a 32bit CPU with 
>450K transistors.  It was fabbed in a 1.3um NMOS process.  Yield was
>microscopic at the time of the paper, but soon came up...

I seem to recall a non-HP assessment somewhere which said something like:
"The difficulty of getting good results from this self-aligning process
is demonstrated by the fact that it hasn't been used for anything else
since."
-- 
Welcome to Mars!  Your         |     Henry Spencer at U of Toronto Zoology
passport and visa, comrade?    | uunet!attcan!utzoo!henry henry@zoo.toronto.edu

Technical Details

Message-ID: <1989Mar13.165931.22528@utzoo.uucp>

Path: arc1-ca.pugleaf.net!utzoo!henry

References: <7392@polya.Stanford.EDU> <62230001@hpl-opus.HP.COM>

Show Full Headers

Complete Article Headers

Newsgroups: comp.arch
Path: arc1-ca.pugleaf.net!utzoo!henry
From: henry@utzoo.uucp (Henry Spencer)
Subject: Re: So, can you really fab 10**6 transistors now?
Message-ID: <1989Mar13.165931.22528@utzoo.uucp>
Organization: U of Toronto Zoology
References: <7392@polya.Stanford.EDU> <62230001@hpl-opus.HP.COM>
Date: Mon, 13 Mar 89 16:59:31 GMT

Reply to Parent Message