Article View: comp.arch
Article #20773Re: to graphics processor or not to graphics processor
From: Tom Crawford
Date: Sat, 15 Apr 1989 18:16
Date: Sat, 15 Apr 1989 18:16
14 lines
1145 bytes
1145 bytes
In article <2565@sbcs.sunysb.edu> rick@sbcs.sunysb.edu (Rick Spanbauer) writes: > a particular RISC is. The 29000 for instance has a nice load/store > multiple insns + large register set that can be easily matched > to the page mode cycling features of dram/vram. You can: > > LOADM 128 pixels -> registers @ 40 nS/4 pixels > operate on pixels in registers > STOREM 128 pixels -> memory @ 40 nS/4 pixels > They also have a set of graphics primitives (assembly language, callable from "C") that are available *now* for the 29000. Check it out. Tom Crawford (408) 749-5100
Technical Details
Message-ID:
<25237@amdcad.AMD.COM>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!mailrus!tut.cis.ohio-state.edu!ucbvax!amdcad!diablo!tcReferences:
<28930@apple.Apple.COM> <2565@sbcs.sunysb.edu>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!mailrus!tut.cis.ohio-state.edu!ucbvax!amdcad!diablo!tc From: tc@diablo.amd.com (Tom Crawford) Newsgroups: comp.arch Subject: Re: to graphics processor or not to graphics processor Keywords: graphics processor Message-ID: <25237@amdcad.AMD.COM> Date: 15 Apr 89 18:16:37 GMT References: <28930@apple.Apple.COM> <2565@sbcs.sunysb.edu> Sender: news@amdcad.AMD.COM Reply-To: tc@diablo.AMD.COM (Tom Crawford) Distribution: usa Organization: Advanced Micro Devices, Inc. Sunnyvale CA Lines: 14