Article View: comp.arch
Article #21741Re: pseudo-static RAM
From: Richard Crisp
Date: Fri, 15 Dec 1989 05:36
Date: Fri, 15 Dec 1989 05:36
10 lines
950 bytes
950 bytes
Pseudo static RAMs are dynamic RAMs at the transistor level. They auto-refresh and the most tricky part of designing one (besides all the ususal DRAM stuff) is the design of the arbiter that handles simulataneous refresh and access requests. I believe that Toshiba is a big player in the Pseudo-Static market and I understand that they are making good inroads in the slow static market. (you get DRAM density, with the ease of the use of an SRAM). -- Just the facts Ma'am
Technical Details
Message-ID:
<33705@mips.mips.COM>Path:
arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!cs.utexas.edu!swrinde!zaphod.mps.ohio-state.edu!mips!max!crispReferences:
<20080@<2583B758> <3300088@m.cs.uiuc.edu>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!cs.utexas.edu!swrinde!zaphod.mps.ohio-state.edu!mips!max!crisp From: crisp@mips.COM (Richard Crisp) Newsgroups: comp.arch Subject: Re: pseudo-static RAM Message-ID: <33705@mips.mips.COM> Date: 15 Dec 89 05:36:02 GMT References: <20080@<2583B758> <3300088@m.cs.uiuc.edu> Sender: news@mips.COM Reply-To: crisp@mips.COM (Richard Crisp) Organization: MIPS Computer Systems, Sunnyvale, CA Lines: 10