Article View: comp.arch
Article #22029Re: Integer multiply and killer micros
From: Jay Lessert
Date: Tue, 09 Jan 1990 17:09
Date: Tue, 09 Jan 1990 17:09
16 lines
1210 bytes
1210 bytes
In article <34259@mips.mips.COM> mark@mips.COM (Mark G. Johnson) writes:
> estate. Instead of lookup tables they implement dedicated hardware:
>
> R6000: 16 cycles 32x32 -> 64
> R3000: 12 cycles 32x32 -> 64
> M88000: 4 cycles 32x32 -> 32 **
>
Just for jollies, thought I'd point out that the B3110 Floating Point
Multiplier used in the RC6280 will do a 32x32 -> 64 integer multiply
in about 50ns, though I doubt that the 6280 uses it...
No integer divide on the B3110, though. Sorry! :-)
--
Jay Lessert {ogccse,sun,decwrl}!bit!jayl
Bipolar Integrated Technology, Inc.
503-629-5490 (fax)503-690-1498
Technical Details
Message-ID:
<11@bit.UUCP>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!clyde.concordia.ca!uunet!zephyr.ens.tek.com!tektronix!nosun!bit!jaylReferences:
<158@csinc.UUCP> <787@stat.fsu.edu> <42701@lll-winken.LLNL.GOV> <5842@ncar.ucar.edu> <490@qusunl.queensu.CA> <sZcrr1G00hMNI3EF5i@cs.cmu.edu> <34259@mips.mips.COM>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!clyde.concordia.ca!uunet!zephyr.ens.tek.com!tektronix!nosun!bit!jayl From: jayl@bit.UUCP (Jay Lessert) Newsgroups: comp.arch Subject: Re: Integer multiply and killer micros Message-ID: <11@bit.UUCP> Date: 9 Jan 90 17:09:20 GMT References: <158@csinc.UUCP> <787@stat.fsu.edu> <42701@lll-winken.LLNL.GOV> <5842@ncar.ucar.edu> <490@qusunl.queensu.CA> <sZcrr1G00hMNI3EF5i@cs.cmu.edu> <34259@mips.mips.COM> Reply-To: jayl@bit.UUCP (Jay Lessert) Organization: BIT Inc., Portland, OR Lines: 16