Re: flexible caches

Article View: comp.arch

Article #2236

#2236

From: Les Milash
Date: Thu, 14 Sep 1989 16:26

7 lines
837 bytes

In article <224@qusunr.queensu.CA> levisonm@qucis.queensu.CA (Mark Levison) writes:
>[caching tricks are like compiler-directed use of registers]
>The only problem with this scheme
>[is that] programs might have to be recompiled [...]
my old friend Griff Hamlin said that at LANL they'd never keep the object code,
since you could compile,link,load,and start spewing results faster than
9600 baud could keep up anyway.  (we're talking Crays).

Technical Details

Message-ID: <643@unicads.UUCP>

Path: arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!ncar!boulder!unicads!les

References: <224@qusunr.queensu.CA>

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!ncar!boulder!unicads!les
From: les@unicads.UUCP (Les Milash)
Newsgroups: comp.arch
Subject: Re: flexible caches
Keywords: cache registers
Message-ID: <643@unicads.UUCP>
Date: 14 Sep 89 16:26:54 GMT
References: <224@qusunr.queensu.CA>
Reply-To: les@unicads.UUCP (Les Milash)
Organization: Unicad  Boulder, CO
Lines: 7

Reply to Parent Message