🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Article View: comp.arch
Article #2524

Re: Self-modifying code

#2524
From: Lehtinen Pertti
Date: Wed, 11 Oct 1989 15:20
31 lines
1331 bytes
From article <6481@pt.cs.cmu.edu>, by koopman@a.gp.cs.cmu.edu (Philip Koopman):
> 
> In my case, the self-modification is limited to changing the
> addresses of subroutine call instructions.  If a RISC architecture
> 

	I've been lately wondering if there is any architecture
	with possibility to execute instruction indirectly.

	Old Intel 8080 made interrupt handling by executing
	instruction provided by peripheral, but does any
	current architecture support anything like this.

	I think this would provide a way to create 'self-modifying'
	code without crashing into cache problems.

	I mean something like:

		exec r0	; execute instructio in register r0

	or

		exec (r0)	; execute instruction pointed by r0

	Does anyone know?

--
pl@tut.fi				! All opinions expressed above are
Pertti Lehtinen				! purely offending and in subject
Tampere University of Technology	! to change without any further
Software Systems Laboratory		! notice
Technical Details
Message-ID: <9175@etana.tut.fi>
Path: arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!wuarchive!brutus.cs.uiuc.edu!apple!bloom-beacon!eru!luth!sunic!tut!pl
References: <6481@pt.cs.cmu.edu>

Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!wuarchive!brutus.cs.uiuc.edu!apple!bloom-beacon!eru!luth!sunic!tut!pl
From: pl@etana.tut.fi (Lehtinen Pertti)
Newsgroups: comp.arch
Subject: Re: Self-modifying code
Message-ID: <9175@etana.tut.fi>
Date: 11 Oct 89 15:20:35 GMT
References: <6481@pt.cs.cmu.edu>
Sender: News@tut.fi
Lines: 31