Am looking for any info about optimizing Ada via Hardware

Article View: comp.arch

Article #2582

#2582

From: rab
Date: Sat, 14 Oct 1989 20:55

20 lines
1333 bytes

Hi there,

I am looking for ANYTHING related to research that has been done on the
optimization of the Ada language via hardware... i.e. similar to the concept
of a LisP machine, FORTH machine, etc.  I haven't heard of any such machine
for Ada but have heard of some specific hardware components that attempt
optimization, especially in real-time environments.  Anything about this
topic would be appreciated.

For instance, are there chips which optimize any portion of the language?
Has anyone investigated or benchmarked the same compiler on different archi-
tectures?  Can Ada be used on any RISC machines?  What about performance on
multiprocessor machines?  Ada on PC's?

Please respond to:
Rhoda Baggs (Instructor and Ph.D. student at Florida Institute of Technology) 
rab@tuck.fit.edu

Thanks for any help in acquiring this information.

Technical Details

Message-ID: <638@winnie.fit.edu>

Path:

arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!wuarchive!gem.mps.ohio-state.edu!uakari.primate.wisc.edu!uflorida!winnie!sun4.fit.edu!rab

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!wuarchive!gem.mps.ohio-state.edu!uakari.primate.wisc.edu!uflorida!winnie!sun4.fit.edu!rab
From: rab@sun4.fit.edu
Newsgroups: comp.arch
Subject: Am looking for any info about optimizing Ada via Hardware
Message-ID: <638@winnie.fit.edu>
Date: 14 Oct 89 20:55:21 GMT
Sender: usenet@winnie.fit.edu
Reply-To: rab@sun4.fit.edu ()
Organization: Florida Institute of Tecnology, CS, Melbourne, FL
Lines: 20