Simulation of scalable shared memory architectures

Article View: comp.arch

Article #2598

#2598

From: brooks
Date: Sun, 15 Oct 1989 18:48

6 lines
800 bytes

I would appreciate it if anyone with an interest in the simulation of
a scalable coherent-cache based shared memory architecture would get in
touch with me.  I am starting up a substantial effort in this area and
am interested in finding potential collaborators in an academic setting.

brooks@maddog.llnl.gov, brooks@maddog.uucp

Technical Details

Message-ID: <35899@lll-winken.LLNL.GOV>

Path:

arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!wuarchive!gem.mps.ohio-state.edu!ginosko!ctrsol!lll-winken!maddog.llnl.gov!brooks

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!wuarchive!gem.mps.ohio-state.edu!ginosko!ctrsol!lll-winken!maddog.llnl.gov!brooks
From: brooks@maddog.llnl.gov
Newsgroups: comp.arch
Subject: Simulation of scalable shared memory architectures
Message-ID: <35899@lll-winken.LLNL.GOV>
Date: 15 Oct 89 18:48:02 GMT
Sender: usenet@lll-winken.LLNL.GOV
Reply-To: brooks@maddog.llnl.gov ()
Organization: Lawrence Livermore National Laboratory
Lines: 6