🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Article View: comp.arch
Article #3272

Re: VME Bus Standard

#3272
From: afgg6490
Date: Mon, 04 Dec 1989 13:59
39 lines
2390 bytes
..> Distributed arbitration...

I go both ways on this. 
I have worked with several systems where bus arbitration time
was one of the principal bottlenecks. IE. full bus bandwidth
could never be acheived in a real system because (1) all those
asynch signals were being synchronized, and (2) the system
spent much of its time asking "please can I use the bus"
instead of actually using it.

Nubus distributed arbitration seems simple enough, but the wave
form of scheduling probably is not acceptable to hard real time
(fixed priority) scheduling (see Shan "a bus access should be
scheduled at the same priority as a bus access").

Futurebus+ distributed arbitration seems to further complicate things.
Potentially all of the bits in the arbitration code can flip
- at least O(N).  All are asynch signals.... because its distributed,
seems to me that you are limited by the response time of the *slowest*
arbitration logic in the system.   I shudder at the thought of trying
to assemble a system for a customer, customized with a single
board, available from only one vendor, and finding out that this crucial
board synchronizes all bus signals to a 4MHz clock. Ouch!
Other things that scare me about FUTUREBUS+ distributed arbitration
include the long and short arbitration cycles.  And another arbitration
mode is proposed as an improvement! And all of the priority manipulation
rules...

What we need is a distributed arbitration scheme that
(1) is positive - instead of waiting for a potentially long time
interval for stability of of the arbitration code, grants when
all contestants acknowledge the same winner (ok, that's already been done)

(2) is fast in special circumstances - like idle bus (without requiring
a special arbitration mode)

(3) supports stripped down priority manipulation (like, none)
in systems where it is appropriate.
Technical Details
Message-ID: <112400008@uxa.cso.uiuc.edu>
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!cs.utexas.edu!tut.cis.ohio-state.edu!mailrus!iuvax!ux1.cso.uiuc.edu!ux1.cso.uiuc.edu!uxa.cso.uiuc.edu!afgg6490
References: <11759@phoenix.Princeton.EDU>

Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!cs.utexas.edu!tut.cis.ohio-state.edu!mailrus!iuvax!ux1.cso.uiuc.edu!ux1.cso.uiuc.edu!uxa.cso.uiuc.edu!afgg6490
From: afgg6490@uxa.cso.uiuc.edu
Newsgroups: comp.arch
Subject: Re: VME Bus Standard
Message-ID: <112400008@uxa.cso.uiuc.edu>
Date: 4 Dec 89 13:59:00 GMT
References: <11759@phoenix.Princeton.EDU>
Lines: 39
Nf-ID: #R:phoenix.Princeton.EDU:11759:uxa.cso.uiuc.edu:112400008:000:1847
Nf-From: uxa.cso.uiuc.edu!afgg6490    Dec  4 07:59:00 1989