Article View: comp.arch
Article #13387Gould NP1
From: uusgth
Date: Thu, 02 Apr 1987 23:38
Date: Thu, 02 Apr 1987 23:38
26 lines
1577 bytes
1577 bytes
Regarding my earlier posting .....
>The NP1 is an ECL, gate-array processor sitting on a very
>fast bus (154 megabytes per second). With 2 cpu's on the
>same bus, coupled with a math accelerator unit, it does 12
--------------------CORRECTION, should have said 12 MIPS
>per processor, so 2 cpu configuration yields 24 MIPS------
>MIPS sustained at a base price of about $400,000. With a
------ that's about $17,000 per MIP -----------------------
>multiple, coupled bus option, 8 cpu's can co-exist for close
>to 100 MIPS, addressing 2 gigabytes of 54 nanosec memory.
I do appreciate the comments I have gotten so far on this posting.
I didn't meant to leave out anything about the other super-mini's,
to the contrary, I wanted to get some discussion started. Let's
anyone who can put some info out about Pyramid; Alliant; HP's new
model 930; etc.
Tom Helton Support Group
..{ihnp4}! | | |\ | | \/ Southwestern Bell Telephone Co.
sw1e!uusgth |_| | \| | /\ One Bell Ctr 24W5, StL, MO 63101
Technical Details
Message-ID:
<505@sw1e.UUCP>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!water!watnot!watmath!clyde!mcdchg!wucs1!wucs2!sw1e!uusgthShow Full Headers
Complete Article Headers
Relay-Version: version B 2.10 5/3/83; site utzoo.UUCP Path: arc1-ca.pugleaf.net!utzoo!utgpu!water!watnot!watmath!clyde!mcdchg!wucs1!wucs2!sw1e!uusgth From: uusgth@sw1e.UUCP Newsgroups: comp.arch Subject: Gould NP1 Message-ID: <505@sw1e.UUCP> Date: Thu, 2-Apr-87 18:38:13 EST Article-I.D.: sw1e.505 Posted: Thu Apr 2 18:38:13 1987 Date-Received: Sat, 4-Apr-87 17:58:04 EST Organization: Southwestern Bell Telco GHQ St. Louis, MO Lines: 26 Keywords: supermini