Re: Context switching on RISC chips

Article View: comp.arch

Article #21913

#21913

From: Subash Shankar
Date: Tue, 02 Jan 1990 22:12

13 lines
1139 bytes

In article <28573@amdcad.AMD.COM> tim@amd.com (Tim Olson) writes:

#  3) Saving/Restoring Live Registers Only (like your #2).  In systems
#     where security (covert channels) is not an issue (as in most
#     real-time embedded control systems), the context-switch time can
#     be reduced by saving only the live local registers found between
#     the current stack pointer and the top of the stack cache.  

Why does security affect things here?
---
Subash Shankar             Honeywell Systems & Research Center
voice: (612) 782 7558      US Snail: 3660 Technology Dr., Minneapolis, MN 55418
shankar@src.honeywell.com  srcsip!shankar

Technical Details

Message-ID: <52104@srcsip.UUCP>

Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!rutgers!cs.utexas.edu!uwm.edu!srcsip!pompeii!shankar

References: <3167@iitmax.IIT.EDU> <28573@amdcad.AMD.COM>

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!rutgers!cs.utexas.edu!uwm.edu!srcsip!pompeii!shankar
From: shankar@SRC.Honeywell.COM (Subash Shankar)
Newsgroups: comp.arch
Subject: Re: Context switching on RISC chips
Message-ID: <52104@srcsip.UUCP>
Date: 2 Jan 90 22:12:56 GMT
References: <3167@iitmax.IIT.EDU> <28573@amdcad.AMD.COM>
Sender: news@src.honeywell.COM
Reply-To: shankar@src.honeywell.com (Subash Shankar)
Organization: Honeywell Systems & Research Center
Lines: 13

Reply to Parent Message