Re: register saving on context switch

Article View: comp.arch

Article #13141

#13141

From: ron
Date: Wed, 04 Mar 1987 18:07

11 lines
1033 bytes

In article <542@houxv.UUCP>, rdt@houxv.UUCP (R.TRAUBEN) writes:
 >  	Could anyone share with us how the CPU hardware and operating
 > 	system coordinate their response to a faulted copyback midway
 > 	thru an exchange jump?
 > 
 > 	Consider 2 cases of fault:  fault due to a
 > 	page not present (stack overflow) and fault due to a memory
 > 	parity error. 

Easy, first, the machines don't page.
Second, use better error correction, parity is for farmers.

Technical Details

Message-ID: <670@brl-sem.ARPA>

Path: arc1-ca.pugleaf.net!utzoo!utgpu!water!watnot!watmath!clyde!cbatt!ihnp4!ptsfa!lll-lcc!seismo!brl-adm!brl-sem!ron

References: <4376@columbia.UUCP> <448@cpocd2.UUCP> <5763@amdahl.UUCP> <542@houxv.UUCP>

Show Full Headers

Complete Article Headers

Relay-Version: version B 2.10 5/3/83; site utzoo.UUCP
Path: arc1-ca.pugleaf.net!utzoo!utgpu!water!watnot!watmath!clyde!cbatt!ihnp4!ptsfa!lll-lcc!seismo!brl-adm!brl-sem!ron
From: ron@brl-sem.UUCP
Newsgroups: comp.arch
Subject: Re: register saving on context switch
Message-ID: <670@brl-sem.ARPA>
Date: Wed, 4-Mar-87 13:07:22 EST
Article-I.D.: brl-sem.670
Posted: Wed Mar  4 13:07:22 1987
Date-Received: Fri, 6-Mar-87 20:38:09 EST
References: <4376@columbia.UUCP> <448@cpocd2.UUCP> <5763@amdahl.UUCP> <542@houxv.UUCP>
Organization: Electronic Brain Research Lab
Lines: 11

Reply to Parent Message