Article View: comp.dsp
Article #63Variable sampling time A/D for TMS320C30?
From: John Reekie
Date: Fri, 31 Jul 1992 03:05
Date: Fri, 31 Jul 1992 03:05
17 lines
970 bytes
970 bytes
We hve a project here on digital phase-locked loops, where we need to control the time between samples of an A/D convertor. Does anyone know a) Of any commercial products that can do this? Direct C30 connection would be nice, but not essential. b) What devices we should look at if we had to build our own? Any pointers to app notes, tech reports etc greatly appreciated. Sampling rate need to be 48kHz +/- 5 kHz, 16-bit resolution. Many thanks John Reekie
Technical Details
Message-ID:
<johnr.712551938@ee.uts.EDU.AU>Path:
arc1-ca.pugleaf.net!sparky!uunet!wupost!usc!rpi!batcomputer!munnari.oz.au!mel.dit.csiro.au!mineng.dmpe.CSIRO.AU!dmssyd.syd.dms.CSIRO.AU!metro!utsmips!johnrShow Full Headers
Complete Article Headers
Newsgroups: comp.dsp Path: arc1-ca.pugleaf.net!sparky!uunet!wupost!usc!rpi!batcomputer!munnari.oz.au!mel.dit.csiro.au!mineng.dmpe.CSIRO.AU!dmssyd.syd.dms.CSIRO.AU!metro!utsmips!johnr From: johnr@ee.uts.edu.au (John Reekie) Subject: Variable sampling time A/D for TMS320C30? Organization: University of Technology, Sydney, Australia Date: Fri, 31 Jul 1992 03:05:38 GMT Message-ID: <johnr.712551938@ee.uts.EDU.AU> Sender: news@ccsd.uts.EDU.AU (News) Nntp-Posting-Host: schutz.ee.uts.edu.au Lines: 18