Article View: comp.lang.lisp.mcl
Article #672Rocket problems
From: EHN & DIJ Oakley,GB,IDV
Date: Wed, 27 Jan 1993 21:32
Date: Wed, 27 Jan 1993 21:32
21 lines
1413 bytes
1413 bytes
Friends, After my recent claims of success in running MCL 2 on a Radius Rocket, I must now qualify that: I can run MCL 2.0p2 very happily on a Radius Rocket, in a IIci, *provided* that the Rocket does not use interleaved memory. My previous experiences in using a Rocket were with a 20 Mbyte board (16 + 4 Mbyte), which the Rocket accesses normally. However, in order to improve its speed, the Rocket will endeavour to interleave its memory access when the SIMMs in its two banks contain SIMMs of the same size. Today, I upgraded to 32 Mbyte (16 + 16) and lo and behold, MCL 2.0p2 would not run under any conditions. There is currently no way to turn interleaving off, therefore I had to return to the previous 20 Mbyte configuration in order to be able to run MCL. I am filing full bug reports with bug-mcl and Radius in the hope that a happy coexistence is reached! Howard.
Technical Details
Message-ID:
<728170669.5541691@AppleLink.Apple.COM>Path:
arc1-ca.pugleaf.net!sparky!uunet!europa.eng.gtefsd.com!gatech!darwin.sura.net!udel!bogus.sura.net!howland.reston.ans.net!spool.mu.edu!agate!stanford.edu!apple!cambridge.apple.com!UK0392@AppleLink.Apple.COMShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!sparky!uunet!europa.eng.gtefsd.com!gatech!darwin.sura.net!udel!bogus.sura.net!howland.reston.ans.net!spool.mu.edu!agate!stanford.edu!apple!cambridge.apple.com!UK0392@AppleLink.Apple.COM From: UK0392@AppleLink.Apple.COM (EHN & DIJ Oakley,GB,IDV) Newsgroups: comp.lang.lisp.mcl Subject: Rocket problems Message-ID: <728170669.5541691@AppleLink.Apple.COM> Date: 27 Jan 93 21:32:00 GMT Sender: owner-info-mcl@cambridge.apple.com Lines: 21 Approved: comp.lang.lisp.mcl@Cambridge.Apple.C0M