Fault Grading

Article View: comp.lsi.cad

Article #664

#664

From: Dataram Corp. PO Box 7528
Date: Fri, 11 Dec 1992 20:35

10 lines
840 bytes

Does anyone know of a way to fault grade my Viewlogic based gate array
design with Cadences Verifault tool?
      Regards,
            Chuck

-- 
**********************************************************
* Chuck Staatse       Dataram Corp.  609-799-0071 x 330  *
*  chuck@dataram.jvnc.net |  chuck@dataram.com           *
**********************************************************

Technical Details

Message-ID: <1992Dec11.203554.17697@tigger.jvnc.net>

Path: arc1-ca.pugleaf.net!sparky!uunet!spool.mu.edu!darwin.sura.net!jvnc.net!dataram

Show Full Headers

Complete Article Headers

Newsgroups: comp.lsi.cad
Path: arc1-ca.pugleaf.net!sparky!uunet!spool.mu.edu!darwin.sura.net!jvnc.net!dataram
From: dataram@tigger.jvnc.net (Dataram Corp. PO Box 7528)
Subject: Fault Grading
Message-ID: <1992Dec11.203554.17697@tigger.jvnc.net>
Originator: dataram@tigger.jvnc.net
Sender: news@tigger.jvnc.net (Zee News Genie)
Nntp-Posting-Host: tigger.jvnc.net
Organization: JvNCnet, Princeton University, NJ
Date: Fri, 11 Dec 1992 20:35:54 GMT
Lines: 10