Thread View: comp.lsi.cad
2 messages
2 total messages
Started by David J. Botticello Jr.
Sun, 20 Dec 1992 13:57
IC Layout Designer/Dracula Consultant for hire
Author: David J. Botticello Jr.
Date: Sun, 20 Dec 1992 13:57
Date: Sun, 20 Dec 1992 13:57
46 lines
3087 bytes
3087 bytes
I am an independant consultant specializing in Full Custom IC Layout Design
and writing verification rulesets using Dracula III(tm) from Cadence Design
Systems. I currently have schedule space for a couple more contracts. I have
7 years experience in custom IC design in both straight CMOS AVLSI and
specialized BiCMOS processes. I also have 5 years experience in using Dracula
to accomplish verification of layout of Printed Circuit Boards as well as MCMs.
I have also utilized Dracula for other CAD test issues relating to automated
PCB testing prior to componant placement.
I am an off-site consultant. My rates are reasonable at $50/hour. (Consider
that some Vendors get up to $1500 a day!) I will quote jobs based upon
the amount and complexity of the layout required. (Obviously Standard
Cell design will be somewhat easier than Full Custom with high transitor per
square mil ratios). In my years as a Layout Designer I find that the
average is about 3 leaf cells (15-25 devices per cell Full Custom) per
man-week), but I will give more detailed quotes upon receipt of schematics
and design rules.
In my experience runsets take anywhere from 5 workdays to 6 workweeks. I will
provide estimates given parameters of your process and the type of Design
Rules you need to have checked. My rates for Dracula Programming do not
include toll charges for connection to your computers. (An account on your
computers with access to Dracula is required) These will be billed monthly.
All layout work will be completed on a Calma Design Station and output will
be in Calma Stream Format on 1/2" Reel tape. Possible modem transfers can
be discussed.
I am a US citizen and am willing to sign non-disclosure agreements. All code
generated becomes the property of the hiring firm, though I reserve the right
to use similar techniques developed in conjunction with any contract on any
future contract.
Dave Botticello - phone(voice) 518-399-3615 Home 518-393-8671
E-mail - botticel@zeppo.crd.ge.com or uunet!crd.ge!zeppo!botticel or
botticello@crd.ge.com or botticel%zeppo@crd.ge.UUCP
70343,24@compuserve.com
--
Dave Botticello - GE CRD - phone(voice) 518-387-6065
E-mail - botticello@crd.ge.com botticel%zeppo@crd.ge.UUCP
- uunet!crd.ge!zeppo!botticel 70343.24@compuserve.com
land - P.O. Box 8 KWC-1604 Schenectady, N.Y. 12301
Using SCAN
Author: Dataram Corp. PO Box 7528
Date: Sun, 20 Dec 1992 18:45
Date: Sun, 20 Dec 1992 18:45
12 lines
1093 bytes
1093 bytes
I will be designing a 90K- 100K gate array but have never used SCAN
before. Could someone point me to some literature. If you have a little
time and have been through this before, I would appreaciate talking to
you for a few minutes.
Regards,
Chuck
--
**********************************************************
* Chuck Staatse Dataram Corp. 609-799-0071 x 330 *
* chuck@dataram.jvnc.net | chuck@dataram.com *
**********************************************************
Thread Navigation
This is a paginated view of messages in the thread with full content displayed inline.
Messages are displayed in chronological order, with the original post highlighted in green.
Use pagination controls to navigate through all messages in large threads.
Back to All Threads