edge triggered or self-clocked logic(?)

Article View: comp.lsi

Article #338

#338

From: Purtell Michael J
Date: Mon, 24 Sep 1990 19:57

15 lines
1448 bytes

I'm in a VLSI class where we'll each be doing a full custom design for our
final project and I'm exploring the possibility of using edge triggered
or self-clocked(?) logic in the design (A Mandelbrot set generator,
this point).

I've read Ivan Sutherland's Turing Award lecture on the subject and would like
some references to other papers written on this subject and papers on actual
implementations in silicon. Or any experiences any of you have had with it.

Thanks for any pointers you can give me!				   
--
------------------------------------------------------------------------------
                   Michael Purtell ---- mpurtell@iastate.edu
Iowa State University ---- Birthplace of the first electronic digital computer
------------------------------------------------------------------------------

Technical Details

Message-ID: <1990Sep24.195751.14603@news.iastate.edu>

Path:

arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!mailrus!uunet!dino!news.iastate.edu!pv0549.vincent.iastate.edu!mpurtell

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!mailrus!uunet!dino!news.iastate.edu!pv0549.vincent.iastate.edu!mpurtell
From: mpurtell@pv0549.vincent.iastate.edu (Purtell Michael J)
Newsgroups: comp.lsi
Subject: edge triggered or self-clocked logic(?)
Summary: looking for references to edge triggered logic
Keywords: edge triggered logic vlsi self-clocked
Message-ID: <1990Sep24.195751.14603@news.iastate.edu>
Date: 24 Sep 90 19:57:51 GMT
Sender: usenet@news.iastate.edu (USENET News Poster)
Reply-To: mpurtell@iastate.edu (Purtell Michael J)
Distribution: usa
Organization: Iowa State University
Lines: 15