Article View: comp.lsi
Article #580router effeciency
From: Renu Raman
Date: Sun, 21 Apr 1991 01:04
Date: Sun, 21 Apr 1991 01:04
25 lines
1433 bytes
1433 bytes
We have some outside routers and some inhouse routers and am trying to
compare the relative effeciency of these routers. One layman metric is
router efficiency which has been defined in atleast 2 different ways. I
would like to know what is the common understand of it
(This is mostly related to chip routers - specifically block routers)
a) router efficiency: Ratio of routed area to total core area (where
total core area is die size minus pad rings)
b) router efficiency: Ratio of routed area to total block areas
where block areas is sum of areas of the blocks in the core (not pad)
GIven (a) or (b) - first tell me which one is the correct one and then
would like to know - what are the numbers for custom chips (probably manual)
semi-custom chips (using automatic block routers) for dice in the 12-15mm
range?
Thanks
renu raman
--
--------------------------------
Renukanthan Raman ARPA:ram@sun.com
M/S 16-11, 2500 Garcia Avenue, TEL :415-336-1813
Sun Microsystems, Mt. View, CA 94043
Technical Details
Message-ID:
<11963@exodus.Eng.Sun.COM>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!rpi!usc!cs.utexas.edu!sun-barr!newstop!exodus!shukra.Eng.Sun.COM!ramShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!rpi!usc!cs.utexas.edu!sun-barr!newstop!exodus!shukra.Eng.Sun.COM!ram From: ram@shukra.Eng.Sun.COM (Renu Raman) Newsgroups: comp.lsi,comp.lsi.cad Subject: router effeciency Message-ID: <11963@exodus.Eng.Sun.COM> Date: 21 Apr 91 01:04:02 GMT Sender: news@exodus.Eng.Sun.COM Followup-To: comp.lsi.cad Lines: 25