Thread View: comp.org.ieee
1 messages
1 total messages
Started by William Woelk
Tue, 06 Mar 2001 22:53
US-CO-Colorado Springs-Transistor Level Design Engineers
Author: William Woelk
Date: Tue, 06 Mar 2001 22:53
Date: Tue, 06 Mar 2001 22:53
24 lines
2327 bytes
2327 bytes
US-CO-Colorado Springs-Transistor Level Design Engineers Design state of the art CMOS high speed memory and digital logic ICs for PC, Internet and communications industry. Work with other engineers in debugging and characterizing new products. Work with all aspects of new product development from product design through production transfer. Skills Required: Strong understanding of CMOS circuit and logic design techniques. Strong understanding of CMOS device physics, CMOS processes and basic circuit layout. Experience with the latest CAD tools like Cadence's Opus. Experience with one or more of the latest simulation tools like HSPICE, Verilog and Timemill/Powermill. Experience with non-volatile memory designs- a plus. Education/Experience: Various levels required. BS EE/CE with 2-15 years of experience or MS EE/CE with equivalent experience. We reward success and hard work with competitive salaries, tuition reimbursement, stock options and stock purchase plans, and a flexible benefits package.
Thread Navigation
This is a paginated view of messages in the thread with full content displayed inline.
Messages are displayed in chronological order, with the original post highlighted in green.
Use pagination controls to navigate through all messages in large threads.
Back to All Threads