Re: Dual Celeron's and SMP Performance Problems

Article View: comp.os.linux.hardware

Article #519

Back to comp.os.linux.hardware Previous Next

#519

From: David C.
Date: Thu, 27 May 1999 00:00

16 lines
1217 bytes

poit@carolina.rr.calm writes:
>
> Celerons and P2's aren't designed for quad operation...
> PPro/Xeon are

The built-in SMP circuitry doesn't support quad operation.  This doesn't
mean a motherboard manufacturer can't add external SMP circuitry
(including new cache controllers) to provide 4-way (or more) SMP.

Case in point: ALR used to sell a 6-way PPro system.  Needless to say,
this was an expensive system.

Heck, with the right kind of external circuitry, you can cretate a
1000-way 8088 system.  (But nobody would want to use it! :-)

-- David

Technical Details

Message-ID: <uwvxuqqei.fsf@xxx.yyy.zzz>

Path: arc1-ca.pugleaf.net!unknown!not-for-mail

References: <7ieko6$41e$1@nnrp1.deja.com> <374b8777.7216321@24.93.94.39>

Show Full Headers

Complete Article Headers

X-Google-Language: ENGLISH,ASCII-7-bit
X-Google-Thread: 102b32,acbefbd0f12f9cdd
X-Google-Attributes: gid102b32,public
X-Google-Thread: 100562,acbefbd0f12f9cdd
X-Google-Attributes: gid100562,public
X-Google-Thread: 1159f7,acbefbd0f12f9cdd
X-Google-Attributes: gid1159f7,public
From: shamino1@usa.net (David C.)
Subject: Re: Dual Celeron's and SMP Performance Problems
Date: 1999/05/27
Message-ID: <uwvxuqqei.fsf@xxx.yyy.zzz>
X-Deja-AN: 482823452
References: <7ieko6$41e$1@nnrp1.deja.com> <374b8777.7216321@24.93.94.39>
Organization: FORE Systems, Inc.
Newsgroups: comp.os.linux.hardware,alt.comp.hardware.overclocking,csu.unix.linux

Reply to Parent Message