ARM3 Cache organisation

Article View: comp.sys.acorn.tech

Article #44

Back to comp.sys.acorn.tech Previous Next

#44

From: Simon B Proven IE91
Date: Tue, 03 Nov 1992 10:06

13 lines
1055 bytes

Hi!

Does anybody know how the cache in the ARM3 is arranged (ie is it
set-associative or fully associative?).  Also, is the ARM600 cache
similar or is the organisation different?

mad@bike

-- 
* Simon Proven - 3rd Year student of Computer and Electronic Systems at the *
* University of Strathclyde, Glasgow, Scotland  G1 1XQ                      *
* Secretary, University of Strathclyde Green Group                          *
* sproven@cs.strath.ac.uk             REAL (tm) peeps ride bike :)          *

Technical Details

Message-ID: <10868@baird.cs.strath.ac.uk>

Path:

arc1-ca.pugleaf.net!sparky!uunet!europa.asd.contel.com!emory!sol.ctr.columbia.edu!zaphod.mps.ohio-state.edu!saimiri.primate.wisc.edu!ames!agate!doc.ic.ac.uk!uknet!strath-cs!sproven

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!sparky!uunet!europa.asd.contel.com!emory!sol.ctr.columbia.edu!zaphod.mps.ohio-state.edu!saimiri.primate.wisc.edu!ames!agate!doc.ic.ac.uk!uknet!strath-cs!sproven
From: sproven@cs.strath.ac.uk (Simon B Proven IE91)
Newsgroups: comp.sys.acorn.tech
Subject: ARM3 Cache organisation
Message-ID: <10868@baird.cs.strath.ac.uk>
Date: 3 Nov 92 10:06:01 GMT
Sender: news@cs.strath.ac.uk
Organization: Comp. Sci. Dept., Strathclyde Univ., Glasgow, Scotland.
Lines: 13
Nntp-Posting-Host: lister-03
Originator: sproven@lister-03