ARM3 cache control in RISC OS 3.10

Article View: comp.sys.acorn.tech

Article #643

Back to comp.sys.acorn.tech Previous Next

#643

From: Steve Loft
Date: Tue, 15 Dec 1992 18:26

9 lines
831 bytes

Since RISC OS 3.10 has support for the ARM 3, I assume there are some
SWI's for controlling the cache?  If so, could someone please post (or
mail me) the details?

Steve
-- 
|  Steve Loft                                  steve@klaatu.demon.co.uk   |
|  Doncaster,                                                             |
|  South Yorks.                                                           |

Technical Details

Message-ID: <724469201snx@klaatu.demon.co.uk>

Path: arc1-ca.pugleaf.net!sparky!uunet!pipex!demon!klaatu.demon.co.uk!steve

Show Full Headers

Complete Article Headers

Newsgroups: comp.sys.acorn.tech
From: steve@klaatu.demon.co.uk (Steve Loft)
Path: arc1-ca.pugleaf.net!sparky!uunet!pipex!demon!klaatu.demon.co.uk!steve
Subject: ARM3 cache control in RISC OS 3.10
Reply-To: steve@klaatu.demon.co.uk
Distribution: world
X-Mailer: cppnews $Revision: 1.20 $
Organization: home
Lines: 9
Date: Tue, 15 Dec 1992 18:26:41 +0000
Message-ID: <724469201snx@klaatu.demon.co.uk>
Sender: usenet@demon.co.uk