Article View: comp.sys.amiga.tech
Article #13339Re: Chip memory bandwidth, graphics modes
From: Bruce Dawson
Date: Thu, 04 Jan 1990 03:13
Date: Thu, 04 Jan 1990 03:13
14 lines
1184 bytes
1184 bytes
The complicating thing with that explanation is sprites. In hi-res mode
there are still 32 colour registers available (well actually only 28 or 31,
depending on how you use your sprites). So how can they be multiplexed? But
wait, give me a chance to answer my own question. Could it be because the
sprites are done in lo-res? ie; they would be multiplexed when displaying
bitplane data, but not when displaying sprite data? That sure gets wierd,
because I would imagine it would get complicated multiplexing the registers,
knowing that at any point the top sixteen registers might suddenly have to be
used for something completely different. The top sixteen registers couldn't
just have duplicats of the bottom sixteen colours, because they are
independently set, even in hi-res.
.Bruce.
Technical Details
Message-ID:
<892@mindlink.UUCP>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!mailrus!wuarchive!zaphod.mps.ohio-state.edu!van-bc!rsoft!mindlink!a464Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!mailrus!wuarchive!zaphod.mps.ohio-state.edu!van-bc!rsoft!mindlink!a464 From: a464@mindlink.UUCP (Bruce Dawson) Newsgroups: comp.sys.amiga.tech Subject: Re: Chip memory bandwidth, graphics modes Message-ID: <892@mindlink.UUCP> Date: 4 Jan 90 03:13:43 GMT Organization: MIND LINK! - British Columbia, Canada Lines: 14