🚀 go-pugleaf

Newsgroups: comp.sys.amiga.tech,comp.sys.amiga.hardware
Subject: Re: RISC Amiga and multiprocessing
Summary: 
Expires: 
References: <1990Nov2.070729.19128@engin.umich.edu>
Sender: 
Reply-To: jdickson@jato.Jpl.Nasa.Gov (Jeff Dickson)
Followup-To: 
Distribution: na
Organization: Jet Propulsion Laboratory, Pasadena, CA
Keywords: 


	This is merely speculation. I find it difficult to believe that 
CBM could one day dump Motorola CPU's and take on say Intel's. What
leads me to this speculation are the major differences in Motorola's and
Intel's bus philosophy. For one, Motorola goes for memory mapped I/O while
Intel goes for non memory mapped I/O. Another, Motorola has a more robust
bus handshaking protocol. Motorola CPU's say "here it is" and the type of
bus cycle lasts until whoever got it says "OK. I got it". Intel CPU's
say "Go for it" and its up to who ever it is for to assert wait cycles if
more time is needed. I also believe there are big differences in interupts
and interupt levels. Seems that gearing the Amiga for a non Motorola CPU
at this time, would involve a major overhaul. Please execuse my ignorance
in this matter if I am partially mistaken. The above argument was valid
for some older CPUs - believe it still is.
 

					Jeff
--------------------------------------------------------------------------
Jeff S. Dickson                              jdickson@zook.jpl.nasa.gov