780 Problem

Article View: comp.sys.dec

Article #5076

#5076

From: carey
Date: Thu, 17 Nov 1988 21:34

20 lines
1365 bytes

We have a vax 780 with two memory controllers -- each has 
4-meg of 256K boards.  We had started out with two 780's with
4-meg each, but then put both 4-meg modules on one 780 and 
bought an 8-meg module for the other one.

My problem is this -- occasionally when we have a power disruption,
the second memory controller does not get initialized properly.
There is some status register on the memory controller that does not
get set right when the power is sequenced a certain way.  If you 
do get the right sequence of powering things up, everything is fine, but
sometimes it just gets very difficult to get things to work right that
way.

One time, when we had DEC support, I called them up about this problem,
and they stepped me through depositing the right bit in whatever register
the 2d memory controller has.  But now we don't have DEC support and I
didn't save the procedure for clearing that register.

Does anyone have any ideas?

Technical Details

Message-ID: <213000001@s.cs.uiuc.edu>

Path:

arc1-ca.pugleaf.net!utzoo!attcan!uunet!husc6!bloom-beacon!tut.cis.ohio-state.edu!cwjcc!hal!nic.MR.NET!tank!uxc!uxc.cso.uiuc.edu!m.cs.uiuc.edu!s.cs.uiuc.edu!carey

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!attcan!uunet!husc6!bloom-beacon!tut.cis.ohio-state.edu!cwjcc!hal!nic.MR.NET!tank!uxc!uxc.cso.uiuc.edu!m.cs.uiuc.edu!s.cs.uiuc.edu!carey
From: carey@s.cs.uiuc.edu
Newsgroups: comp.sys.dec
Subject: 780 Problem
Message-ID: <213000001@s.cs.uiuc.edu>
Date: 17 Nov 88 21:34:00 GMT
Lines: 20
Nf-ID: #N:s.cs.uiuc.edu:213000001:000:941
Nf-From: s.cs.uiuc.edu!carey    Nov 17 15:34:00 1988