Article View: comp.sys.ibm.pc.hardware.chips
Article #702Re: Cache question..
From: Hans Lindberg
Date: Thu, 18 Jan 1996 00:00
Date: Thu, 18 Jan 1996 00:00
36 lines
2651 bytes
2651 bytes
chuckf@charm.net (Chuck Frain) writes:
>In article <4d9toe$99q@brickbat.mindspring.com>, wluther@mindspring.com
>says...
>>256K cache is the L2 SRAM cache on the motherboard...it's definitely
>>worth getting...from what I've read 256K is sufficient, although 512K
>>will give you a marginal pick-up in performance...
>Just a little note here....256k cache is worth getting up to 32 megs of
>ram. After 32 megs go to 512k. If you go to 512k with less than 32megs
>of RAM it will actually slow the system down. At my part itme job we
>did some benchmarking with this and found it to be true with every MB
>that we tried.
Rats! Are you sure about this? Way back I saw recommendations about 512k
when using 16M+ with DX2 so I stuck to that when ordering my new Box
as I'm starting with 16M but will go higher soon. According to you estimates
I will have payed extra dough to get an extra sluggish PC, GREAT! Does
anuone know wether it's possible to disable part of the cache to reduce
its size to the optimum? Can anyone explain WHY a computer would run
slower using a larger cache? Could it be that time is taken up updating
the cache with bytes that will only be used once? Couldn't this mean that
the performance would depend greatly upon the number of threads/processes
that are running and using CPU time? In that case Win95 could possibly
suffer less than Win3.1 from too large cache, and WinNT even less, at
least when under a fair load. Just me guessing, please enlighten us
if you REALLY know about computers and OS internals, ANYONE.
Hans Lindberg, Phone: +46-31-183151 Mobile: +46-70-7813996
EMail: d7hansl@dtek.chalmers.se
_/ _/ _/_/_/ _/
_/ _/ _/ _/
_/_/_/_/ _/ _/_/ _/ . . I n f o T e c h . .
_/ _/ _/ _/ _/
_/ _/ _/_/_/ _/_/_/_/
Technical Details
Message-ID:
<4dm3su$3cl@nyheter.chalmers.se>Path:
arc1-ca.pugleaf.net!unknown!not-for-mailReferences:
<30f80e73.896741@news.innotts.co.uk> <4d9toe$99q@brickbat.mindspring.com> <4dbae0$j4a@canton.charm.net>Show Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: 1045b9,6ce07d8b414b48e1 X-Google-Attributes: gid1045b9,public X-Google-Thread: 1036bc,6ce07d8b414b48e1 X-Google-Attributes: gid1036bc,public X-Google-Thread: 109e38,6ce07d8b414b48e1 X-Google-Attributes: gid109e38,public X-Google-Thread: 11196f,6ce07d8b414b48e1 X-Google-Attributes: gid11196f,public From: d7hansl@dtek.chalmers.se (Hans Lindberg) Subject: Re: Cache question.. Date: 1996/01/18 Message-ID: <4dm3su$3cl@nyheter.chalmers.se> X-Deja-AN: 136081444 references: <30f80e73.896741@news.innotts.co.uk> <4d9toe$99q@brickbat.mindspring.com> <4dbae0$j4a@canton.charm.net> organization: Chalmers univ. of Technology newsgroups: comp.sys.ibm.pc.hardware.chips,comp.sys.ibm.pc.hardware.misc,comp.sys.ibm.pc.hardware.systems,demon.tech.pc