Article View: comp.sys.ibm.pc.hardware.misc
Article #206Re: Octec DCA2 DynamiCache??? Advice and info needed
From: Anssi Saari
Date: Sun, 14 May 1995 00:00
Date: Sun, 14 May 1995 00:00
21 lines
1667 bytes
1667 bytes
In article <1995May11.031421.3551@rd.scitec.com.au>, johns@rd.scitec.com.au (John Saunders) wrote: :>Anssi Saari (s106275@cs.tut.fi) wrote: :>> Of course it is, Norton SI runs entirely inside the CPU's internal cache. :>> Having all the memory run at 15ns does improve performance but not for :>> applications that rarely access main memory. :> :>If Nortons SI runs entirely within the CPU, then why do I get lower readings :>when the L2 cache is disabled on a MB with a L2 cache?!? I get that too, but I once had a 486/33 board with no external cache and it scored the same as a 486/33 with external cache. :>The only benifit of DCA2 over a normal chipset that I can see is that :>a cache miss gives 35nS access rather than 70nS. Why 35ns? I thought they give you 15ns. Besides, S means Siemens, unit for conductivity. Anssi
Technical Details
Message-ID:
<SwZtvokI54mE083yn@cs.tut.fi>Path:
arc1-ca.pugleaf.net!unknown!not-for-mailReferences:
<1995May9.034546.13283@lugb.latrobe.edu.au>Show Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: 10d683,ce3f1e9962c7994a X-Google-Attributes: gid10d683,public X-Google-Thread: 163e5a,ce3f1e9962c7994a X-Google-Attributes: gid163e5a,public X-Google-Thread: 109e38,ce3f1e9962c7994a X-Google-Attributes: gid109e38,public From: s106275@cs.tut.fi (Anssi Saari) Subject: Re: Octec DCA2 DynamiCache??? Advice and info needed Date: 1995/05/14 Message-ID: <SwZtvokI54mE083yn@cs.tut.fi> X-Deja-AN: 102569721 distribution: inet references: <1995May9.034546.13283@lugb.latrobe.edu.au> content-type: text/plain; charset=ISO-8859-1 organization: Tampere University of Technology (CS) mime-version: 1.0 newsgroups: comp.sys.ibm.pc.hardware.misc,latrobe.compsoc,aus.computers.ibm-pc nntp-posting-user: s106275 originator: s106275@korppi.cs.tut.fi