Article View: comp.sys.ibm.pc.misc
Article #7101Re: Paged vs. Paged-Interleaved Memory
From: Phil Ngai
Date: Fri, 25 Jan 1991 20:14
Date: Fri, 25 Jan 1991 20:14
17 lines
1306 bytes
1306 bytes
In article <38421@cup.portal.com> mmm@cup.portal.com (Mark Robert Thorson) writes: |I'm trying to figure out the value of paged vs. paged-interleaved memory |in PC's with multiple banks. These are both techniques for keeping a |DRAM page active in each bank when you have more than one bank of DRAM. One issue you left out is access time. If you have page mode 100 nS DRAM, your minimum cycle time is about 80 nS or so. (50 nS access time, plus 5 ns rise/fall time, 10 ns setup time, 10 prop time, etc) This is hard to take to 25 MHz. (not impossible, but challenging) If you do page mode and interleaving, then you can reduce your minimum cycle time. -- When someone drinks and drives and hurts someone, the abuser is blamed. When someone drinks and handles a gun and hurts someone, the media calls for a gun ban.
Technical Details
Message-ID:
<1991Jan25.201412.26354@amd.com>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!swrinde!elroy.jpl.nasa.gov!usc!apple!veritas!amdcad!brahms!philReferences:
<38421@cup.portal.com>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!swrinde!elroy.jpl.nasa.gov!usc!apple!veritas!amdcad!brahms!phil From: phil@brahms.amd.com (Phil Ngai) Newsgroups: comp.sys.ibm.pc.misc Subject: Re: Paged vs. Paged-Interleaved Memory Message-ID: <1991Jan25.201412.26354@amd.com> Date: 25 Jan 91 20:14:12 GMT References: <38421@cup.portal.com> Sender: usenet@amd.com (NNTP Posting) Organization: Advanced Micro Devices, Inc; Sunnyvale, CA Lines: 17