i386SL(?)

Article View: comp.sys.intel

Article #1052

#1052

From: Lee W Campbell
Date: Wed, 20 Feb 1991 18:37

22 lines
1545 bytes

   I read something a while ago about a new version of the 386SX chip called
(I think) the 386SL, directed at the laptop and portable market. I believe
I read that it used static memory everywhere, and thus could be slowed down
to 0 MHz (I understand the 386SX can safely be slowed to about half its
rated speed without risk of bit loss). I think I also read something about
caching or a cache controller on board.

   Please tell me, oh Intel Guru, how is the 'SL different from the 'SX?
What clock rates are available (or planned)? Does either of them have any
on-board cache? should the 'SL have any performance increase over the 'SX?
Running only 8086 or 80286 code, should either 16-bit bus '386 run faster
than a '286 with the same clock rate?

   I'm sure this question has been asked before, but I must have missed it.
Thanks.

-- 
			elwin@athena.mit.edu
      .===.       \|/			-	   This Space		-
     { Max }      AKA     Lee		-	 Unintentionally	-
   H-headphones   /|\     Campbell	-	   Left Blank		-

Technical Details

Message-ID: <1991Feb20.183758.16821@athena.mit.edu>

Path:

arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!bonnie.concordia.ca!thunder.mcrcim.mcgill.edu!snorkelwacker.mit.edu!bloom-picayune.mit.edu!athena.mit.edu!elwin

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!bonnie.concordia.ca!thunder.mcrcim.mcgill.edu!snorkelwacker.mit.edu!bloom-picayune.mit.edu!athena.mit.edu!elwin
From: elwin@athena.mit.edu (Lee W Campbell)
Newsgroups: comp.sys.intel
Subject: i386SL(?)
Keywords: 386
Message-ID: <1991Feb20.183758.16821@athena.mit.edu>
Date: 20 Feb 91 18:37:58 GMT
Sender: news@athena.mit.edu (News system)
Reply-To: elwin@athena.mit.edu (Lee W Campbell)
Organization: Massachusetts Institute of Technology
Lines: 22