🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Article View: comp.sys.intel
Article #1302

RISC vs. CISC (Was: Re: P5 or Pentium)

#1302
From: Tom McConnell~
Date: Fri, 20 Nov 1992 18:37
39 lines
2258 bytes
In article <DOCONNOR.92Nov20100231@potato.sedona.intel.com>, doconnor@sedona.intel.com (Dennis O'Connor) writes:
> 
> mu@terapin.com (Mu Hong Lin) writes:
> ] Will someone explain ( technially ) why RISC chips are so much faster
> ] than CISC chips??
> 
> RISC chips don't need to support obsolete mis-features from 10 years ago.
> CISC chips generally do, because they are all old architectures.
> --
> Dennis O'Connor			doconnor@sedona.intel.com

  To be fair, that answer may fit a particular part, but has nothing to do with
the RISC/CISC question.

  The most simplistic answer is that RISC, being relatively simpler to build,
can be made to clock faster. That way it may take five RISC instructions to
duplicate one CISC instruction that takes five cycles, but it will finish first
because it is running faster. For example, as I recall the first HP-PA
(Precision Architecture) chip set was actually bonded to large copper
"Finstrates" to dissapate heat because it ran so fast.

  In a more general sense, there is no clear winner in the RISC/CISC wars,
although RISC seems to be gaining the edge, based on announcements from the last
couple of years.

    Cheers,

    Tom McConnell

 Tom McConnell          |     Internet: tmcconne@sedona.intel.com
 Intel, Corp. C3-91     |     Phone: (602)-554-8229
 5000 W. Chandler Blvd. | The opinions expressed are my own. No one in 
 Chandler, AZ  85226    | their right mind would claim them.
-- 
 Tom McConnell          |     Internet: tmcconne@sedona.intel.com
 Intel, Corp. C3-91     |     Phone: (602)-554-8229
 5000 W. Chandler Blvd. | The opinions expressed are my own. No one in 
 Chandler, AZ  85226    | their right mind would claim them.
Technical Details
Message-ID: <1ejb8lINNos7@chnews.intel.com>
Path: arc1-ca.pugleaf.net!sparky!uunet!cs.utexas.edu!asuvax!chnews!tmcconne
References: <mu.2a8o@terapin.com> <DOCONNOR.92Nov20100231@potato.sedona.intel.com>

Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!sparky!uunet!cs.utexas.edu!asuvax!chnews!tmcconne
From: tmcconne@sedona.intel.com (Tom McConnell~)
Newsgroups: comp.sys.intel
Subject: RISC vs. CISC (Was: Re: P5 or Pentium)
Date: 20 Nov 1992 18:37:09 GMT
Organization: Intel Corporation
Lines: 39
Sender: tmcconne@sedona (Tom McConnell~)
Distribution: world
Message-ID: <1ejb8lINNos7@chnews.intel.com>
References: <mu.2a8o@terapin.com> <DOCONNOR.92Nov20100231@potato.sedona.intel.com>
NNTP-Posting-Host: thunder.intel.com
Originator: tmcconne@sedona