Parity on iAPX x86 chips

Article View: comp.sys.intel

Article #1463

#1463

From: Marc WANDSCHNEIDER
Date: Tue, 12 Jan 1993 17:10

14 lines
1007 bytes


I've noticed that most of the x86 chips I have programmed have a Parity
bit.  I was just wondering if they actually compute this every time an
operation is done, or if they just get this from memory (ie, is the parity
bit valid after EVERY operation, or just loads from memory...?)

Toodlepip!
Marc 'em.
-- 
  storm@cs.mcgill.ca           McGill University         "-- Attack ships on
  Marc Wandschneider           Montreal, CANADA             fire "
	Any opinions expressed are not mine, but those of the Demon Lord
      Yeegeheeegenogohugu who possessed me whilst I munched on Raisin Bran.

Technical Details

Message-ID: <C0r3oq.4Hu@cs.mcgill.ca>

Path: arc1-ca.pugleaf.net!sparky!uunet!enterpoop.mit.edu!thunder.mcrcim.mcgill.edu!homer.cs.mcgill.ca!storm

Show Full Headers

Complete Article Headers

Newsgroups: comp.sys.intel
Path: arc1-ca.pugleaf.net!sparky!uunet!enterpoop.mit.edu!thunder.mcrcim.mcgill.edu!homer.cs.mcgill.ca!storm
From: storm@cs.mcgill.ca (Marc WANDSCHNEIDER)
Subject: Parity on iAPX x86 chips
Message-ID: <C0r3oq.4Hu@cs.mcgill.ca>
Sender: news@cs.mcgill.ca (Netnews Administrator)
Organization: SOCS - McGill University, Montreal, Canada
Date: Tue, 12 Jan 1993 17:10:02 GMT
Lines: 14