Article View: comp.sys.intel
Article #1683how long is a bus-lock?
From: yuval
Date: Mon, 30 Nov 1987 06:45
Date: Mon, 30 Nov 1987 06:45
5 lines
901 bytes
901 bytes
When the bus-lock prefix is asserted (either explicitly, or as an automatic result of XCHG), how many interlocked bus-cycle are possible before the locking expires? in particular, can a misaligned LOCK STOSD instruction cause the 386 to write twice to memory in interlocked fashion? how many bus-transactions are interlocked on a misaligned LOCK MOVSD?
Technical Details
Message-ID:
<404@taux01.UUCP>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!water!watmath!clyde!rutgers!ames!amdahl!nsc!taux01!yuvalShow Full Headers
Complete Article Headers
Relay-Version: version B 2.10 5/3/83; site utzoo.UUCP Path: arc1-ca.pugleaf.net!utzoo!utgpu!water!watmath!clyde!rutgers!ames!amdahl!nsc!taux01!yuval From: yuval@taux01.UUCP Newsgroups: comp.sys.intel Subject: how long is a bus-lock? Message-ID: <404@taux01.UUCP> Date: Mon, 30-Nov-87 01:45:59 EST Article-I.D.: taux01.404 Posted: Mon Nov 30 01:45:59 1987 Date-Received: Wed, 2-Dec-87 02:55:47 EST Reply-To: yuval@taux01.UUCP (Gideon Yuval) Organization: National Semiconductor (Israel) Ltd. Lines: 5 Keywords: 386, bus-locking